I noted some time ago that the Alpha AXP has a dedicated branch to coroutine instruction. The behavior of this instruction is to branch to the address held in the specified register, but the interesting part is how the instruction is predicted: The processor predicts a branch to the address at the top of the return address predictor stack, The post Why does the Alpha AXP predict a coroutine transfer the way it does? appeared first on The Old New Thing....